

"Design of Integrated 5G Chip-set with Microstrips Modules for Mobile Communications with Its Integration in MMIC Course"

Dr. Kanti Prasad, University of Massachusetts, Lowell

Dr. Kanti Prasad is an emeritus professor since 1/1/2023 in the department of Electrical and Computer Engineering and is the founding Director of Microelectronics/VLSI Technology program at UMass Lowell. He holds his Ph.D. from University of South Carolina. He is a registered Professional Engineer, P.E., in the State of Commonwealth of Massachusetts. He has been a senior member of IEEE since 1980. He is the ASEE's campus representative at the James B. Francis College of Engineering since 1992. ASEE presented the Best National Campus Representative award to him in 1999-2000 for Recruiting the Highest Percentage of New Members. He has also been awarded the Best ZONE1 Campus Representative by ASEE 12+ times over the years for STIMULATING INTEREST AMONG FACULTY. He was Introduced in the ASEE's Academy of Fellows in 2012 based on his excellence in teaching, research, and service to the ASEE. His name is inscribed at the ASEE's Wall of Fame for Individual Membership with more than 25 years of Continuous Service, which was presented at the National Conference in 2018 held in Salt Lake City. He is promoting ASEE in India especially, recruiting deemed institutions for membership and writing a book on Circuit Theory with Applications. He has been the Graduate Semiconductor/VLSI Certificate Coordinator for the ECE Department since 1992. Dr. Prasad has developed and/or taught over 30+ Courses (List attached) at the University of Massachusetts of Lowell. He has Teaching and Industrial experience of 50+ years. He is the author of over 250 theses, dissertations and papers published and in refereed journals and/or presented in refereed conferences of national and international repute.

Design of Integrated 5G Chip-set with Microstrips Modules for Mobile Communications with its Integration in MMIC Course

Emeritus Professor Kanti Prasad Ph.D.; P.E.; LSMIEEE.; Fellow ASEE University of Massachusetts Lowell One University Ave, Lowell, MA 01854 e-mail: <u>kanti_prasad@uml.edu</u>

Abstract -With the surge in global usage of internet in smartphones, so has the need for extra Bandwidth requirements with simultaneous shared antenna capabilities for multi-channel video streaming and data speeds up surged. In order to meet design specifications two different ECADs namely ADS and AWR were used based on the High Frequency Engineering Design requirement and to obtain accurate RF results. A comprehensive design of RF Wilkinson Power Divider (WPD) incorporating microstrip lines in two-sectional configuration including EM model testing for device modeling, using RF test bench consisting of Fitted and Discrete frequency interpolation points have been carried out. Receiver (RX) System modeling results using 1-tone and 2-tone RF signals are meticulously presented along with analytical results for RX System analysis and synthesis. Exhaustive simulations have been carried out in all cases along with comparisons using ADS as the primary software tool. During these investigations the theoretical and simulation results are found to be in good agreement at System level, including design validation and modeling of the integrated RX module.

The design of Bandpass Filters (BPF), Quadrature (90°) Hybrid Branch Line Coupler (BLC) incorporating microstrips and a 3 dB filter in four port network configuration has been carried out. It incorporates the EM model for device modeling, using Full-wave analysis consisting of Fitted and Discrete frequency interpolation points. Comprehensive RF Power Analysis and Optimizations of Radio Link with the modeling results achieved by Small and Large Signal analysis are meticulously presented. During the investigations carried out using the ADS Harmonic Balance tool for Noise control, the hypothetical simulation results are found to be in good agreement at System level. These include design validation and modeling effects of the integrated RX System Front End module for 5G Communications. An introduction to establish a common level of knowledge at System level platform is also addressed. Frequency response definitions of conventional BPF for 3rd order Chebyshev type – I filter approximations are discussed. In the end, the derivation of S-parameters matrix for the BLC carried out using the well-known Even-Odd mode network analysis is presented.

1. INTRODUCTION

During the 5G investigations, eight modules have been built mostly based on the Fundamentals of Physics, Semiconductors and Circuit Theory including the Patch Antennas, BPF, Couplers, Transmitter (TX), Receiver (RX) and Switches etc. The Switch between the Antenna and TX and/or RX must be equipped to handle high power when connected to the TX, and LO-Power when connected to the RX. In order to meet these requirements, the p-i-n diodes with forward and reverse biases have been used, respectively. Its Phase

shifting capability is deployed while designing the Antenna. The Varactor diode is used in designing wideband BPF because the diode resonates at frequencies at the application of different reverse biased modes. All principles of Device Physics, Semiconductor Fundamentals and Circuit Theory are integrated in the Author's MMIC Design and Fabrication Course.

During these research investigation eight modules have been built mostly based on the Fundamentals of Physics, Semiconductor, and Circuit theory. Only few modules, however, are covered here in details deployed at the receiver as well as the transmitter end. Front end receiver (RX) employs patch antenna, SPDT switch, low noise amplifier (LNA), mixer with oscillator, band pass filter (BPF), power limiter and (ADC) modulator.

The transmitter (TX) uses (DAC) demodulator, mixer with oscillator, power amplifier (PA), BPF and SPDT switch attached to the patch antenna. In order to transmit the maximum power matching networks are used. All the elemental values R, L and C are built with microstrips such as microstrips lines (MLIN), microstrip coupled lines (MCLIN) and microstrips thin film capacitors (MTFC), and microstrip coupled line filter (MCFIL), microstrip inductor (MSIND) etc. as given in ADS [1]

A novel SPDT switch is designed which is capable of handling very high power from the TX and very low power to the RX. The P-i-N diode is chosen for this purpose, which handles very high power in its forward biased state, and a very low power at its reverse biased state.

A radio system is comprised of discrete modules essential for the receiver (RX) and the transmitter (TX) architecture. The Heterodyne principle is accomplished by integrating the discrete RF modules and performing modeling at system level using RF base band intermediate frequency (IF), and carrier frequency (RF) as a single sideband (RF-IF) = LO frequency. Conventional wireless communicator systems were established on high power TX units with the RF unit functional up until the signal levels decreases below a certain noise level (Threshold). However, with adjacent systems operating at same frequencies were found to be sensitive to interferences. Thus, system transmitting at identical frequencies were physically separated so that signals fall below the established noise threshold before interference occurs [2]. The physics and mathematics along with their models of all eight 5G modules are thoroughly covered in the MMIC Design and Fabrication course by the author. However, only selected few modules of high importance with examples are depicted in the paper with the ADS based design and simulation results.

2. **P-i-N DIODE with APPLICATIONS**

Figure 1 depicts the p-i-n diode along with its profiles. Since the width of the depletion region is inversely proportional to the resistivity (doping concentration). The wider depletion region amounts to a smaller junction capacitance. The i- region consists of impurities either p-type or n-type. The i region is of sufficiently high resistivity so that few impurities in the region are ionized and the depletion region extends throughout the i- region and includes a small penetration into both the p+ and n+regions as shown in Figure 1 (ii). Because of the heavy doping of the p+and n+regions, the depletion does not extend very far into them, and the depletion width is essentially equal to the i- region width. The junction capacitance in the reverse bias is determined by this width [3].



Figure 1 Profiles of two types of P-i-N Diodes

Packed P-i-N diode

The equivalent circuit of P-i-N region can be represented as shown in FIGURE 2.



Figure 2 Equivalent Circuit of a P-i-N Diode

The arrows connected to variable Rg are in forward bias and Cg in reverse bias. Rs is a very small resistance connected to the diode. Rg (V) is the variable resistance of the diode, which has very small value with the forward bias, but a very large resistance with reverse bias. (V) is the double capacitance whose value is dependent at the reverse bias. The Ls and Cp are inductance and capacitance of the package. Neglecting the package effects of Ls and Cp, the equivalent circuit with forward bias behaves like a short circuit with total resistance RT = Rs+Rj (f.b.)

Whereas the circuit with reverse bias acts as an open circuit.



Since Zc in reverse bias is much higher than the 50 Ω transmission line impedance.

Calculations for Isolation and Insertion losses:

These calculations [5-9] are based on extracting A, B, C and D circuit parameters and applying them to the S parameters at microwave. The basic building blocks for series impedance 'Z', the parallel admittance 'Y', and lossless transmission line with a characteristic impedance Z0 and length l are given by as follows:



Figure 3 Three Basic Building Blocks

The ABCD matrix for Z=R + jX is given in Figure 3 (i)

 $\begin{bmatrix} A & B \\ C & D \end{bmatrix} = \begin{bmatrix} 1 & Z \\ 0 & 1 \end{bmatrix}$; Where A = 1, B = Z, C = 0, D = 1

The ABCD matrix for $Y=G_T + jB$ is given in figure 3 (ii)

 $\begin{bmatrix} A & B \\ C & D \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ Y & 1 \end{bmatrix}; \text{ Where A} = 1, B = 0, C = Y, D = 1$

The ABCD matrix for lossless transimittion line is given in Figure 3 (iii)

 $\begin{bmatrix} A & B \\ C & D \end{bmatrix} = \begin{bmatrix} cos\beta l & jZ_osin\beta l \\ jY_osin\beta l & cos\beta l \end{bmatrix}$

Where $A = cos\beta l$; $B = jZ_o sin\beta l$ $C = jY_o sin\beta l$; $D = cos\beta l$

By definition S₂₁ is the transmission coefficient of S-matrix, which is given $S_{21} = \frac{2}{A+BY_0 + CZ_0 + D} \text{ from transmission table of S vs ABCD parameters}$ So for Z = R + jX $S_{21} = \frac{2}{1 + \frac{(R+jx)}{Z_0} + 1} = \frac{1}{1 + \frac{R}{2Z_0} + \frac{jx}{2Z_0}}$ So Attenuation ' α_L ' = $\left|\frac{1}{S_{21}}\right| = \left|1 + \frac{R}{2Z_0} + \frac{jx}{2Z_0}\right|^2$ $\left[\left(1 + \frac{R}{2Z_0}\right)^2 + \left(\frac{x}{2Z_0}\right)^2\right]^{\frac{1}{2}}$ $1 + \frac{R}{2Z_0}$ which with forward bias as x = 0, so Attenuation = $1 + \frac{R_s + R_g}{2Z_0}$ Where α_L is defined as $20 \log \left|\frac{1}{S_{21}}\right|$, so $\alpha_L = 20 \log \left[\left(1 + \frac{R_s + R_g}{2Z_0}\right)^2\right]^{\frac{1}{2}} = 20 \log \left(1 + \frac{R_s + R_g}{2Z_0}\right)$ In case of reverse bias R = R_r, and x = $\frac{-j}{\omega_c}$ so α becomes $\alpha_a = \left|\frac{1}{S_{21}}\right| = \left(1 + \frac{R_r}{2Z_0}\right)^2 + \left(\frac{j}{4\pi f C_g Z_0}\right)^2$ which is isolation $\alpha_{i} = 10 \log \left[\left(1 + \frac{R_r}{2Z_0}\right)^2 + \left(\frac{1}{4\pi f C_g Z_0}\right)^2\right]$

Essentially, P-i-N diode provides minimum insertion loss with forward bias maximum isolation with reverse bias. This provides sound platform in switching applications with adequate power handling capabilities. Input power is usually expressed in dBms i.e., PidBm, so output power P0 can be expressed as $P0 = Pi - \alpha L$ in ON state of the p-i-n diode. For OFF state, the p-i-n diode is reverse biased. The isolation is expressed in dBs. So, output power is expressed as $P0 = Pi - \alpha i$.

2.1 Circuit Modules of a Packaged P-i-N Diode



Figure 4. Equivalent Circuits at i) Forward Bias ii) Reverse Bias

At forward bias, the diode acts as nearly short circuit which causes the microwave power to be reflected totally. As shown in Figure-4 (i) the switch is ON and the insertion loss is:

$$\alpha = \alpha L = 10 \log \left[(1 + \frac{R}{2Z_o})^2 + (\frac{X}{2Z_o})^2 \right];$$

Where
$$Y_D = j\omega C_P + \frac{1}{R_S + j\omega L_S}$$

 $Z_D = \frac{1}{Y_D} = R + jx$

At reverse bias, the diode acts as a nearly open circuit, the signal passes through the microchip line with an insertion loss αL which is due to the finite value of *Cp*. As shown in Figure-4 (ii) the switch is OFF and the isolation is

Now
$$R_S + j\omega L_S + \frac{1}{\left(\frac{1}{R_g}\right) + j\omega C_g}$$

 $Y_D = j\omega C_P + \frac{1}{\frac{1}{R_S + j\omega L_S + \frac{1}{\left(\frac{1}{R_g}\right) + j\omega C_g}}}$
So $Z_D = 1/Y_D$
So $\mathbf{\alpha} = \alpha i = 10 \log \left[\left(1 + \frac{R}{2z_0}\right)^2 + \left(\frac{X}{2Z_0}\right)^2 \right]$

All these concepts pertaining to p-i-n diode have been successfully integrated into course EECE 517 MMIC Design and Fabrication. The detailed calculations for insertion loss and isolation along with simulation are carried out making use of ADS tools in the classroom along with intensive analytical techniques. Some select examples are being presented in this paper spectral analysis phase shift αL and αi in dBs along calculating minimum detectable signal levels at input and output.

Example #1 [6]

A nonlinear mixer diode is used as an up converter shown in Figure 5. Assume that the output current of the diode is $i = a_0 + a_1v + a_2v^2$. Where $v = v_{RF} \sin(\omega_{RF} t) + v_{LO} \sin(\omega_{LO} t)$; $\omega = 2\Pi f$. Calculate the frequencies of all signals at port A in the diagram. Draw a composite spectrum for all the frequencies along with their amplitudes.



Figure 5. Up Converter Mixer with LO.

Apply $v = v_{RF} \sin(\omega_{RF} t) + v_{L0} \sin(\omega_{L0} t)$ into (i)

 $i = a_0 + a_1 (\nu_{RF} \sin (\omega_{RF} t) + \nu_{L0} \sin (\omega_{L0} t)) + a_2 [\nu_{RF}^2 \sin^2 (\omega_{RF} t) + 2 \nu_{RF} \nu_{L0} \sin (\omega_{RF} t) \sin (\omega_{L0} t)]$ (1)

Making use of identities $\sin^2 \theta = (1 - \cos 2\theta)/2$ and

Sin θ_1 Sin $\theta_2 = [\cos(\theta_1 - \theta_2) - \sin(\theta_1 + \theta_2)]/2$ and substituting for i,

$$i = a_0 + a_1 v_{RF} \sin(\omega_{RF} t) + a_1 v_{L0} \sin(\omega_{L0} t) + \frac{1}{2} a_2 v_{RF}^2 (1 - \cos(2\omega_{RF} t)) + a_2 \frac{2}{2} v_{RF} v_{L0} (\cos(\omega_{RF} t) - \omega_{L0}) t)$$
------(2)

- cos (($\omega_{RF} + \omega_{L0}$) t) + $\frac{1}{2}$ a₂ ν_{L0}^2 (1 - cos (2 ω_{L0} t)) collecting coefficients.

From (3) the spectrum is obtained at frequencies

DC	f _{RF}	f _{LO}	2f _{RF}	2f _{LO}	$f_{RF} = f_{LO}$	$f_{RF} \pm f_{LO}$
0	18	2	36	4	10	20

The results of equation (3) along with fundamental, harmonics and amplitudes are given in tabular form as below:

S. No.	Component	Frequency	Amplitude
1.	D.C.	0 Hz	$a_0 + 1/2a_2(v_{RF}^2 + v_{LO}^2)$
2.	flo	2 GHz	aivlo
3.	f _{RF}	18 GHz	alvrf
4.	2f _{LO}	4 GHz	$-1/2a_2 v_{LO}^2$
5.	2f _{RF}	36 GHz	$-1/2a_2 v_{RF}^2$
6.	$\mathbf{f}_{RF} = \mathbf{f}_{LO}$	16 GHz	a2VRFVLO
7.	frf ± flo	20 GHz	a2VRFVLO



Example #2 [6]

Derive the phase shift Φ and the attenuation α for the circuit shown in Figure F.



Example #3 [6]

The receiver system shown in figure 7 below is operating with a RF input signal of 10 to 11 GHz. Calculate

a) The overall gain and loss of the system.

b) The overall noise -figure in dB, and

c) The input and output minimum detectable signal levels in mW for the receiver at room temperature.



Figure 7 Receiver System

- a) $G_T dB = G_1 + G_2 + G_3 = 10 dB + (-5 dB) + 20 dB = 25 dB$ $L_T dB = -25 dB$
- b) For noise figure F in dB

$$G_{1} = 10 \text{ dB} = 10, F_{1} = 3 \text{ dB} = 1.9953$$

$$L_{c} = 5 \text{ dB}, \text{ so } G_{c} = -5 \text{ dB} = 10^{\frac{-5}{10}} = 0.3162$$

$$G_{3} = 20 \text{ dB} = 10^{2} = 100; F_{3} = 7 \text{ dB} = 10^{\frac{4}{10}} = 2.519$$
Noise Factor F_N

$$F_{N} = F_{1} + \frac{F_{2}-1}{G_{1}} + \frac{F_{2}-1}{G_{1}G_{2}}$$

$$= 1.9953 + \frac{2.1623}{10} + \frac{1.5199}{10 \times 0.3162} = 2.6896$$
c) $P_{1 \text{ MDS}} = -111 + 10 \text{ log BW} + F$

$$= -111 + 10 \text{ log } \frac{10 \times 10^{9}}{106} + 4.2969$$

$$= -76.7031$$

$$P_{1 \text{ MDS mW}} = 10^{\frac{-76.7021}{10}} = 2.1364 \text{ x } 10^{-8} \text{ mW}$$

$$P_{1 \text{ MDS mW}} = -76.7031 + 25 = -51.7031 \text{ dBm}$$

$$P_{1 \text{ MDS mW}} = 10^{\frac{-51.7021}{10}}$$

$$= 6.756 \text{ x } 10^{6} \text{ nW}$$

3. Wilkinson's Power Divider and Power Combiner

Wilkinson Power Combiner (WPC) is a 3-port network device often made using Microstrip lines. For 3-dB device operation, port isolation is achieved using quarter-wave transmission lines acting as microstrip arms followed by balancing these arms (output ports) using a balanced resistance with respect to the input port.



Figure 8. Power Coupler with Power Divider and Power Combiner



Figure 9. Geometry of Wilkinson's Power Combiner

Fig. 9 shows WPC structure whose analysis is made with Even-Odd mode coupling techniques that uses superposition theorem and network symmetry to deduce the ideal (lossless transmission line) [S] parameter matrix, given in [10,11] as

$$[S] = \frac{-j}{\sqrt{2}} \cdot \begin{bmatrix} 0 & 1 & 1\\ 1 & 0 & 0\\ 1 & 0 & 0 \end{bmatrix} = \begin{bmatrix} 0 & \frac{-j}{\sqrt{2}} & \frac{-j}{\sqrt{2}} \\ \frac{-j}{\sqrt{2}} & 0 & 0\\ \frac{-j}{\sqrt{2}} & 0 & 0 \end{bmatrix}$$

A 3-dB Wilkinson Power Divider with a power division ratio of 1:K² where $K = \sqrt{\frac{P_2}{P_2}} = 1$, i.e. an equal power split (1:1 power ratio) and a source impedance of $Z_0 = 50 \Omega$ has the following

design expressions of impedances shown in Figure 9 taken from [5].

Shunt resistor R =
$$Z_0 \cdot \left(K + \frac{1}{K}\right) = 2Z_0$$

 $Z_{03} = Z_0 \cdot \sqrt{\frac{1+K^2}{K^2}} = \sqrt{2} \cdot Z_0$
 $Z_{02} = K^2 \cdot Z_{03} = Z_0 \cdot \sqrt{K \cdot (1+K^2)} = \sqrt{2} \cdot Z_0$



3.1 Distributed Model of WPD with Results

Figure 11. Schematic of Optimized WPD in ADS



Figure 12. ADS Simulated Frequency Response

3.2 Branch Line Coupler

Analysis of generic Directional coupler or a basic 4 port Coupler [10-14] is presented below:.



Figure 13. Portrait of 4 Port Coupler

(a). Conventional Coupler (b) Branch Line Coupler

Figure 13 depicts standard 4 port coupler while the general form of S- parameter matrix for a 4 port coupler network is given in [10] as

	S11	S ₁₂	S ₁₃	S14			0	α	jβ	0]	
[5] -	S ₂₁	S ₂₂	S ₂₃	S ₂₄		[5] -	α	0	0	jβ	
[3] -	S ₃₁	S ₃₂	S_{33}	S ₃₄	,	[3] -	jβ	0	0	α	
	S41	S_{42}	S_{43}	S44			L 0	jβ	α	0]	

where α and β are real as they relate to magnitudes (amplitudes)

In-phase amplitude $\alpha = |S_{21}|$,

 β = Coupling coefficient = $10^{\frac{C_{dB}}{20}}$ =1.4125 (for 3 dB coupler),

RF power conservation implies $\alpha^2 + \beta^2 = 1$

 C_{dB} is Coupling value in dB given by Coupling C (dB) = $10\log_{10}\left(\frac{P_{in}}{P_{coupled}}\right)$ [8]; and

 $Coupling loss L (dB) = 10log_{10} \left(\frac{p_{in}}{p_{out}}\right) [5] (or) L = 10log_{10} \left[\frac{1}{\left\{1-10^{-(C/_{10})}\right\}}\right];$

$$C (dB) = 10 \log \frac{P_1}{P_2} = -20 \log |S_{31}| = -20 \log \beta$$

where amplitude $\beta = |S_{31}|$ for Quadrature (Q) or coupling port

Transmission factor or Insertion Loss is

IL (dB) =
$$10 \log \frac{P_1}{P_2} = -20 \log |S_{21}| = -20 \log \alpha$$

where amplitude $\alpha = |S_{21}|$ for In-phase (I) or the through output port

Isolated Port is 4, so that no power is being delivered to port 4. Isolation I (dB) is

$$I(dB) = 10 \log \frac{P_1}{P_4} = -10 \log |S_{41}|^2 = -20 \log |S_{41}|$$

Directivity D(dB) = (Isolation - Coupled port response) = (I - C)

$$\implies D(dB) = 10 \log \frac{P_2}{P_4} = -20 \log \left| \frac{S_{21}}{S_{41}} \right| = [dB\{S(4,1)\} - dB\{S(3,1)\}]$$

Phase Difference (P) between through (I) and coupled (Q) ports is

 $P(deg) = [phase{S(1,2)} - phase{S(1,3)}]$

3.3 Distributed Element BLC Model using ADS

Fig.14 depicts BLC Distributed Model[8] that is being optimized in ADS to Compensate the Microstrip TEE effects Connections using ADS



Figure 14. Schematic of BLC Distributed Element Model

2

1

		_

5

3



Figure 15. Schematic of Optimized BLC Distributed Element Model



Figure 16. S-Parameters of BLC using the non-optimized smart Component Schematic



Figure 17. S-Parameters of BLC using the ADS optimized smart Component Schematic 4. Power Limiter Design with Results

Fig. 17 depicts ADS schematic while Fig. 16 provides the modeled results of the RF power limiter.



Figure 18. ADS Schematic of Power Limiter



Figure 19. ADS Simulated Insertion Loss (S_{21}) and Return Loss (S_{11})

4.1 Design of Power Amplifier

Design parameters of ADS components are being incorporated into MMIC-RFIC integrated models. These are utilized from the available standard ADS PDK library to develop ADS behavioral models and subsequently simulate the system response of RF Front End.



Figure 20. 1-Tone Excitation PA System Model

4.2 Results

The PA system Model Results are in Fig 21



Figure 21. System Response depicting output spectrum (Pout) in dBm.



Figure 22. Power Gain (dB) simulated from 1-Tone excitation.



Figure 23. 2-Tone excitation PA System Model.



Figure 24. System Response of 2-Tone Excitation.



Figure 25. Frequency Responses for each of the PA System Models.

5. Microstrip Patch Antenna Design [15]

The MPAs are thin metallic conductors micro strips called "Patch" [6] placed above the ground plane separated by a dielectric substrate, whose thickness 't' is much smaller than the free space wavelength ' λ 0'.

For HF applications, MPA is a MMIC design consisting of patch, ground plane, and dielectric substrate along with feeding mechanism. Usually height of substrate $h \ll \lambda 0$, and typically $0.003\lambda 0 \le h \le 0.05\lambda 0$. Geometry of MPA is portrayed in Fig. 26. The rectangular and square patches are the most popular types due to the ease of their design, analysis and MMIC fabrication along with their desired radiation pattern and lower polarization radiation.



Figure 26. (a) Geometry of Microstrip Patch Antenna. (b) Side view of MPA (c) Radiating Slot Elements

5.1 Analytical Calculations of MPA Dimensions

ADS tools from Momentum-Microwave (MoM (UW) [4] suite are used to design the microstrip patch antenna working between 0.95 GHz to 12 GHz and the resonance frequency operable for this effort is good for 2.4-5 GHz range devices. The operating frequency fr = 4.89 GHz. The substrate material for these simulations is GaAs comprising of a dielectric constant (relative permittivity) ε r value of 12.3. The substrate height '*h*' of dielectric used for design is 0.635 mm (25 mils), as this is the standard height of GaAs substrate used in MMIC designs.

The design of the rectangular patch antenna is accomplished using essential formulas from [15-19]. The rectangular patch design parameters using the geometry depicted in Fig. 26 (a) are calculated by using equations (6) through (10).

The width 'W' of the patch is obtained by:

$$W = \frac{1}{2f_r\sqrt{\mu_0\epsilon_0}}\sqrt{\frac{2}{\epsilon_r+1}} = \frac{\nu_0}{2f_r}\sqrt{\frac{2}{\epsilon_r+1}}$$

Where v0 = free space velocity of light = 3x1011 mm/s, fr = Resonant frequency = 4.89 GHz, ε r = GaAs-Relative Permittivity, so that from Eq. (6), Patch width 'W' = 11.895 mm ~ 12 mm. The effective permittivity constant of microstrip antenna is calculated using the relation:

$$\epsilon_{\text{reff}} = \frac{\epsilon_r + 1}{2} + \frac{\epsilon_r - 1}{2} \left[1 + 12 \frac{h}{W} \right]^{-1/2}$$

$$7$$

where ε reff = Effective dielectric constant, ε r = Dielectric constant of substrate h = Height of the dielectric substrate, W = Width of the patch

Substituting the respective values in Eq. (7), we get ε reff = 11.068 Then the extension length; L is obtained by using the below equation:

$$\frac{\Delta L}{h} = 0.412 \frac{(\epsilon_{\text{reff}} + 0.3) \left(\frac{W}{h} + 0.264\right)}{(\epsilon_{\text{reff}} - 0.258) \left(\frac{W}{h} + 0.8\right)}$$
8

where ε reff = Effective dielectric constant, ε r = Dielectric constant of substrate h = Height of the dielectric substrate, and W = Width of the patch; Substituting the values from previous step, we get extension length ;L = 0.26763 mm. Finally, the actual length of the patch 'L' is determined by:

$$L = \frac{1}{2f_r \sqrt{\epsilon_{\text{reff}}} \sqrt{\mu_0 \epsilon_0}} - 2\Delta L$$

Where fr = Resonant frequency, $\varepsilon \text{reff} = \text{Effective dielectric constant}$ $\mu 0$, $\varepsilon 0 = \text{Relative Permeability}$ (4 π x10-7 H/m) and Permittivity (8.854x10-12 F/m) free space respectively Substitution of these values gives L = 8.685 mm. Ground dimensions of the antenna are essential to have a finite ground plane as shown in Fig. 26 (b). The size of the ground plane is greater than the patch dimensions by Approximately six times the height of the substrate, governed by the equations given as

10

$$Lg = (6h + L)$$
 and $Wg = (6h + W)$

Thus, length of the ground plane $Lg = 12.495 \text{ mm} \sim 12.5 \text{ mm}$ and width of the ground plane $Wg = 15.81 \text{ mm} \sim 16 \text{ mm}$.

5.2 Antenna Impedance Matching Techniques for MPA Design

Exploiting MLIN, there are two predominantly used techniques for impedance matching of the antenna. They are (a). Rectangular MPA Impedance transformer matching section, and (b). Square MPA coupled with Recessed Microstrip line feed.

5.2.1 Analytical Calculations for Rectangular MPA Design



Figure 27. Microstrip patch Antenna (a) Quarter-wavelength Impedance transformer (b) Geometry Comprising of Copper center Patch feed (c) Transmission Line Model Equivalent Circuit.

For the Quarter-wavelength transformer section depicted in Fig 27(a)

$$Z_1$$
 (or) $Z_T = \sqrt{Z_0 \cdot Z_A} = \sqrt{50 \cdot Z_A}$

where Z_{in} = Input Impedance, Z_0 = Impedance of the transmission line with 50 Ω characteristic impedance, and Z_A = Impedance of Antenna.

The design requirement is to match Z_{in} to Z_0 value for maximum power transfer from source to the load with fixed internal impedance of source (50 Ω).

$$\Rightarrow Z_{\rm in} = Z_0 = \frac{Z_{\rm T}^2}{Z_{\rm A}}$$
 11

Zin can be varied by selecting ZT such that Zin = Z0 and the antenna will be impedance matched. By feeding the patch antenna at the end, it yields a high input impedance value of Zin as current is lower at patch ends (Impedance Z = V/I).

Impedance of the patch is given by

$$Z_A = 90. \frac{\varepsilon_{reff}^2}{(\varepsilon_{reff} - 1)} \cdot \left(\frac{L}{W}\right)^2$$

With 'L' and 'W' being the patch dimensions,

$$\Rightarrow Z_A = 573 \Omega$$
$$\therefore Z_T = \sqrt{50. Z_A} = 169.26 \Omega$$

Ground plane dimensions from Fig. 27 (b), the Rectangular MPA are Lg = 12.5 mm and Wg = 16 mm. For the calculation of width (WT) and length (LT) of (Quarter-wavelength) transformer section having narrow strip dimensions, Eq. (13) is used.

$$Z_0 = \frac{60}{\sqrt{\epsilon_{\text{eff}}}} \ln \left(\frac{8h}{W} + \frac{W}{4h}\right) \quad \text{for } W/h \le 1$$
13

But Z_T is to be matched with Z_0 (50 Ω) of MLIN so as to match impedance of feed line with patch. Substituting the values in Eq. (19), gives a quadratic equation for 'W_T'

$$\Rightarrow W_T^2 - 40.64W_T + 13 = 0$$

 \therefore W_T = 0.32 mm (the larger value of W_T = 40.32 mm is not considered)

Since "T-line" is a Quarter-wavelength Impedance Transformer, its length is calculated as $L_T = \frac{\lambda_g}{4} = \frac{\lambda_0}{4\sqrt{\epsilon_{reff}}} = 4.61 \text{ mm}$, where $\lambda_0 = 61.35 \text{ mm}$ is the free space wavelength at frequency f_r For MLIN (Microstrip Line) with $Z_0 = 50 \Omega$, dimensions W = 0.392782 mm, L = 5.715910 mm

12

5.3 Analytical Calculations of Transmission Line Matching for Square MPA Design[15,20,21]



Figure 28. Microstrip Patch Antenna (a) Square Geometry comprises of Copper center Patch fed (b) Top view depicting the dimensions of Recessed Microstrip

Using Eq. (6), the Width (W) and Length (L) of the radiating surface on recessed

microstrip line feed is given by $W = L = \frac{v_0}{2f_r \sqrt{\varepsilon_{reff}}} \implies W = L = 9.2 \text{ mm}$

Conductor strip width of MLIN (W) = 1.666 mm (2x0.833 mm) using FEM results From [7] and w/2 = 0.833mm, so that the depth of feed line into the MPA, as illustrated in [6] is calculated as Y0 (or) H = 0.833 L/2 = 3.8 mmOther dimensions of recessed MLIN feed in Fig 28 (a) as stated in [6]

Y = W/5 = 1.84 mm and X = Z = (2W)/5 = 3.68 mm.

From Eq. (10), the ground plane dimensions for Square MPA with L = W = 9.2 mm are

 $L_g = W_g = (6h+L) = (6h+W) = 13 \text{ mm}.$

5.4 Rectangular MPA Design with Simulation Results.



Figure 29. Rectangular Microstrip Patch Antenna



Figure 30. ADS Mesh Layout view of Microstrip Antenna



Figure 31. Return Loss $S_{11}(dB)$ vs Frequency



Figure 32. ADS Frequency Response (a) Magnitude Response (b) Phase Response



Figure 33. Far-Field Radiation intensity Patterns



Figure 34. Single Patch 3D Isometric Schematic view of Square Microstrip Patch Antenna.



Figure 35. (a) Return Loss of S_{11} (dB) vs Frequency (b) Smith chart Quantifying MPA



Discrete Frequencies vs. Fitted Response

Figure 36. ADS Frequency Responses (a) Magnitude Response (b) Phase Response



Figure 37. Visualization of electric field Strength of the MPA



Figure 38. Post-Processed intensity Pattern of the MPA

6. CONCLUSION

RF – microwave chip-design needs multidisciplinary skills of Mathematics, Physics and Circuit Theory. To carry out device modelling precisely, the MMIC model comprised of smith chart and ECAD software (ADS) has addressed this problem adequately. An RF Engineer needs to inculcate skills in the design simulation, testing and verification along with the understanding microwave – measurements accurately. The fruitful partnership between Academia and Hi-Tech industry is of vital importance which the author has envisioned all along, especially through achieving the sponsorships for Teaching and Research endeavors in MMIC design and Fabrication activities. All the concepts of 5G chip-design have been presented in the MMIC and microwave electronics courses. Part-time students from the industry have appreciated learning a lot of fundamentals of microwave circuit design and full-time students have expressed gratitude for providing hands-on experience in the lab using ADS tools.

A consummate 5G chip-set has been designed as a result of teaching and research investigations. All the modules for 5G communication have been designed and simulated along with their system-level integration. There is a potential for high-end RF-PA to be able to fit the desired needs of the next generation (G) technologies including 6G communications. Presently, detailed simulations were carried out for the RF input power of 1mw (0dbm), to establish a baseline, which is the transmitter output power of 0.2W (23dbm). For future work based on the baseband expectations of 10mW(10dbm), it is to be advanced by accomplished strings standards in power analysis of RF link acompassing Front and Back-end systems for the next G wireless communications.

The author has been involved in this state-of-the-Art MMIC system level integration for the last three decades and has witnessed numerous students achieving high accomplishments in their careers. Throughout, the mantra in the class room has been "Only those students who learned the integration of Fundamentals in Hi-Tech courses become wise, else they remain otherwise". The earnest attempts of the author have been to place all his students into the category of the "wise".

During these novel investigations the consummate 5G chip-set as attached has been designed simulated and is ready for fabrication.

5G Chip-Set



7. About the author

Dr. Kanti Prasad is an emeritus professor since 1/1/2023 in the department of Electrical and Computer Engineering and is the founding Director of Microelectronics/VLSI Technology program at UMass Lowell. He holds his Ph.D. from University of South Carolina. He is a registered Professional Engineer, P.E., in the State of Commonwealth of Massachusetts. He has been a senior member of IEEE since 1980. He is the ASEE's campus representative at the James B. Francis College of Engineering since 1992. ASEE presented the Best National Campus Representative award to him in 1999-2000 for Recruiting the Highest Percentage of New Members. He has also been awarded the Best ZONE1 Campus Representative by ASEE 12+ times over the years for STIMULATING INTEREST AMONG FACULTY. He was

Introduced in the ASEE's Academy of Fellows in 2012 based on his excellence in teaching, research, and service to the ASEE. His name is inscribed at the ASEE's Wall of Fame for Individual Membership with more than 25 years of Continuous Service, which was presented at the National Conference in 2018 held in Salt Lake City. He is promoting ASEE in India especially, recruiting deemed institutions for membership and writing a book on Circuit Theory with Applications. He has been the Graduate Semiconductor/VLSI Certificate Coordinator for the ECE Department since 1992. Dr. Prasad has developed and/or taught over 30+ Courses (List attached) at the University of Massachusetts of Lowell. He has Teaching and Industrial experience of 50+ years. He is the author of over 250 theses, dissertations and papers published and in refereed journals and/or presented in refereed conferences of national and international repute.

8. ACKNOWLEDGMENT

The author is grateful to the sponsors of teaching and research endeavors from the Hi-Tech Industry leaders and the UML Administration. Thanks are also due to Analog Devices Inc. (ADI) for supporting me in research and educational endeavors. The Author (Principal Investigator) is grateful to Ray Stata, the Co-founder of ADI for his commitment to research funds giving me motivation to carry out the investigations in integrated 5G chip design towards cutting-edge MMIC technology. Thanks are also due to Susan Puryear, Executive Director – Office of Research Administration (ORA) for her active role in getting this award to the UML. I thank Syed (my Post-Doc.) for assisting me in the design and exhaustive simulations of consummate Chipset for Mobile Communications. I also thank my student assistants Divyaksh, Achintya, Gaurav and Kaushik for typing and arranging the manuscript. Lastly thanks are also due to my beloved wife (Uma Rani Goel) for being patient with me throughout these Research Endeavors.

9. List of Courses

Offered in Chronological Order

Fall '82	16.207	Fortran Programming (Team taught with Prof. Emoritus, Jim Powors)
Fall '82	16 562	Microprogramming
Fall '82	16.365	Electronics I
Spring '83	16.564	Operating Systems
Spring '83	16.366	Electronics II
Fall '83	16.561	Computer Organization
Fall '83	16.311	Electronics I Lab
Spring '84	16.312	Electronics II Lab
Spring '84	16.502/469	VLSI Design
Fall '84	91.454	PC Design
Fall '85	16.661	Local/Computer Area
		Network
Spring '87	16.504/470	VLSI Fabrication
Spring '90	16.602	Advanced VLSI Design
Fall '94	16.419	Introduction to ITS
		Technologies
Fall '94	16.753	Ph.D. Dissertation
Fall '96	ENGIN292	Digital System Design (at
		UMass Boston)
Spring '97	16.710	Directed Study
Sum. '97	16.733	Advanced Graduate
		Project
Spring '98	16.602	VHDL Based Digital
		Design
Spring '98	16.517	MMIC Design &
-		Fabrication

Semiconductor Basics (at		
opics		
osal		
II		
I		
of		
of		
ectronics		

10. REFRENCES

- Keysight High Frequency and Speed Platform "RF & Microwave Design Seits" ADS (advance design system), Keysight the Englewood CO. 1985-2016
- Keysight Technologies, Inc 1983-2015 Passive Microstrip Circuits and Components ADS 2016.
 01 Documentation 1400 Fountain Grove Phwy Santa hesa CA 95403
- Kai change "Microwave Solis State Circuits and Applications" 1st Edition 1994 John Wiley and Sons.
- Keysight Technologies, "System Models, Timed Components, Communication Systems and Budget Analysis, E.g. & Application Guides," Located within ADS workspace directory at: \$HPEESOF_DIR/. User manuals for Advanced Design System, ADS2016.01 Documentation Set, Keysight EEs of EDA Division, CA 95403-1738, dated 06-2016, available at www.edadocs.software.keysight.com.
- 5. MACOM Technology Solutions, Inc. AG312 Rev. V3, Application notes (APN), "Design with PIN Diodes," downloaded from http://www.macom.com
- 6. Authors, class notes and Assignment during EECE MMIC Design and Fabrication Course.
- Michael B. Steer "Microwave and RF Design Fundamentals and System Approach" [©] 2010 Sci Tech Publishing Inc, NCSU Rayleigh NC, FSSN 978189112183
- 8. K. Echchakhaoui, E. H. Abdelmounim, J. Zbitou, A. Tajmouati, H. Bennis and M. Angel, "An evolved design of a Zero Bias broadband microstrip Power Limiter," 2017 International Conference on Wireless Technologies, Embedded and Intelligent Systems (WITS), Feb. 2017, pp. 1-4.
- 9. David M. Pozar, "Microwave Engineering" Fourth Edition John Wiley and Sons, Inc 2012.
- E. J. Wilkinson, "An N-Way Hybrid Power Divider," in IRE Transactions on Microwave Theory and Techniques, vol. 8, no. 1, pp. 116-118, January 1960, doi: 10.1109/TMTT.1960.1124668.
- Kanti Prasad, Abdul Syed, "RF-Microwave Double-Balanced Diode Mixers as Up-Converter MMIC module in RF Front End Transmitter Section for 5G Communications" SSRG International Journal of Electronics and Communication Engineering 8.7 (2021): 1-10; Paper ID: IJECE-V8I7P101.
- 12. Lian Guowei, Wang Zhang, He Zhouyan, Zhong Zhiguang, Sun Leming and Yu Mudan, "A new miniaturized microstrip branch-line coupler with good harmonic
- 13. Constantine A. Balanus "Antenna Theory Analysis and Design Advanced Engineering

Electromagnetics" Second Edition 2007 John Wiley and Sons Publication.

- 14. Ansys HFSS, Electromagnetics Suite 19.1 (64-bit) "Antenna Design and Placement 3D Full wave EM Simulator for designing and simulating High-frequency electronics applications," Network IP 10.77.3.59 Port 1055, ANSYS, Inc. License Manager/ ANSYS-Licensing-Tomcat Server via UML General/Vivado Engineering vlabs by Ansys Electronics, www.ansys.com
- 15. Abdul M. Syed "RF Front end receiver Sectum Integration for MMIC based Advanced wireless communication system" Ph.D. dissertation 2020.
- Shih C Wu, Nicholaos G. Alexopoulous and O. Fordham, Feeding Structure contribution to radiation by patch antennas with rectangle boundaries. IEEE Transactions on Antenna and propagation, Vol 40 no 10 pp 1245 – 1279 oct 1992
- D. H. Schaubert, D. M. Pozar and A. Adrian, "Effect of microstrip antenna substrate thickness and permittivity: comparison of theories with experiment," in IEEE Trans., on Antennas and Propagation, vol. 37, no. 6, pp. 677-682, June 1989, doi: 10.1109/8.29353.
- K. Carver and J. Mink, "Microstrip antenna technology," in IEEE Transactions on Antennas and Propagation, vol. 29, no. 1, pp. 2-24, January 1981, doi: 10.1109/TAP.1981.1142523.
- D. R. Basavaraju, H. V. Kumaraswamy and M. Kothari, "Design and simulation of microstrip narrow band pass filter for Asian Pacific Telecommunication band 28," 2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, 2017, pp. 1313-1316.
- 20. A. A. Aziz, A. R. Othman, I. Ibrahim, S. A. Sahingan, M. F. Selamat and M. H. C. Halim, "Simulation of cascading LNA and RF amplifier for front-end direct-conversion receiver at 5.8 GHz," 2007 Asia-Pacific Conference on Applied *Electromagnetics*, Melaka, 2007, pp. 1-6.
- C. J. Shuai, "The Quadric FEM analysis of characteristic impedance in microstrip line of homogeneous dielectric," *Proceedings of 2011 Cross Strait Quad-Regional Radio Science and Wireless Technology Conference*, Harbin, 2011, pp. 79-81.