Should We Teach Chip Design in Electronics Engineering Technology Programs?
A Senior Project Course in ASIC Design

Yolanda Guran, Eric Campbell
Oregon Institute of Technology/Analogy Inc.

1. Introduction

Teaching circuit design up to chip layout seemed exotic for Electronics Engineering Technology (EET) programs for many years in the recent past. Many educators believed that courses like VLSI Design or ASIC Design should be destined only for Electrical Engineering students. And so did the faculty at Oregon Institute of Technology until, in the early nineties, different trends in local industry filtered back through the alumni, made us take a break-off from the old paradigm. The Computer Engineering Technology Department on the OIT campus in Klamath Falls, started offering selected courses in VLSI design starting in 1992.

Oregon Institute of Technology is a four year technology college granting bachelor degrees in different technology fields, such as electronics and computer technology. The principal campus is situated in Klamath Falls, southern Oregon.

OIT has also a presence in Portland at two different metropolitan locations offering upper division night classes for students employed in local industry. In 1993/94, the EET department started to offer the ASIC Design Senior Project Course only at the Portland campus. The sequence of EET courses in the Electronics Engineering Technology curriculum is presented in Table 1.
### Table 1. EET Sequence of Courses at OIT.

The senior project course is a three term sequence. Two alternative options are available for OIT students in Electronics Engineering Technology, as presented in Fig.1:

- **a)** the individual study option where the students can choose their own subject of interest, design and implement the product of their choice or suggested by industry.

- **b)** the structured Senior Project courses where students are guided in a particular field of electronics. In Klamath Falls EET students can take: Digital Signal Processing (DSP), RF Communication (RF) and Automated Test Engineering (ATE).
At the OIT Metro Campus in Portland, the small number of students enrolled in the senior project did not justify the offering of many different options. For years, only the individual study project was offered. The majority of students did well, but we always had a number of students who did not know what their interest was and where to start. They needed more guidance. If we could find something of broad interest for students to take as an alternative to the individual study course, we could restrict the individual study option to only really worthwhile and interesting projects. This is how we started the ASIC Design class.

**Fig. 1 EET Senior Project Options**

### 2. Content of the ASIC Course

The sequence of the ASIC course is presented in Table 1:

<table>
<thead>
<tr>
<th>Term</th>
<th>Course</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fall Term</td>
<td>Introduction to ASIC Design</td>
<td>2 lecture</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 laboratory</td>
</tr>
<tr>
<td>Winter Term</td>
<td>ASIC Design</td>
<td>1 lecture</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 laboratory</td>
</tr>
<tr>
<td>Spring Term</td>
<td>ASIC Design Project</td>
<td>3 laboratory</td>
</tr>
</tbody>
</table>

*Table 2 - Sequence for ASIC Design Courses*
**a. First term: Introduction to ASIC Design**

The principal objectives of the first term course (Introduction in ASIC Design), are as follows:

a. To give students a clear understanding of what they are going to design and how.
b. To give students an overall perspective of the field of chip design, industry status and trends.

Two textbooks are recommended for use in this course:

The course outline is presented below:

1. **Introduction to Physical Layout of CMOS Integrated Circuits**
   - CMOS Fabrication, Layout of CMOS Integrated Circuits,
   - CMOS Logic Circuits, Models for simulation.
   - Textbook 1
   - 12 hours

2. **Introduction to ASIC Design**
   - Types of ASICs, ASIC Technologies, Market Statistics and Trends
   - Textbook 2
   - 3 hours

3. **The ASIC Design Process**
   - Textbook 2
   - 3 hours

4. **Design Implementation Phase for ASICs**
   - Textbook 2
   - 3 hours

5. **Logic Simulation of a Design**
   - Textbook 2
   - 3 hours

6. **Concepts in Chip Layout**
   - Textbook 2
   - 3 hours

7. **Advanced Topics in Logic Design**
   - Textbook 2
   - 3 hours

8. **Analog ASIC Design**
   - Analog Simulators. Device Models. Trends in Analog EDA
   - Textbook 2
   - 3 hours

The first topic of the outline and Uyemura's book were introduced for the first time in Fall of 1996, after the instructors noticed that halfway through the course, the students learned a lot about system design, but the physical aspect was lost from sight. Now they use a simple, PC-based graphical editor, L-EDIT, to design simple layouts for different logical gates.

The second textbook is used only as a reference, being somewhat outdated and out of print. It still covers succinctly all issues in EDA design. Lots of overheads and slides developed over time or borrowed from faculty development workshops are used.
The laboratory activities for this first term course are as follows:
1. Physical Design of gates using L-EDIT.

Also, in this course, the students were required to develop a proposal for their senior senior-year project.

b. Second Term: ASIC Design - Senior Project II

In the second term course (Senior Project II), the students are supposed to learn how to design using the Mentor Graphics tool set, how to prototype the project using a programmable logic device (XILINX) and submit the final proposal for design.

During the first few years that the course was offered, we identified three areas for improvement of students’ productivity in the laboratory: documentation, examples of designs, and the demo design. The following list describes the materials that we developed to address these needs:
- Designing Circuits using Mentor Graphics Tools (process-based book)
- Mentor Graphics Quick Reference Card
- Examples in common location on network
- Lecture Slides
- Completed DEMO Design

The students enter this course with their preliminary project proposals completed. At the end of the term, they should have a finalized project proposal (including block diagrams) and two design examples (BCD counter and mini-project) that they took through the top-down design process (using both schematic- and VHDL-based approaches). By the end of the term, they should also have introductory knowledge of Mentor Graphics tools and VHDL.

The second term course outline is as follows:
1. Introduction to the Mentor Tool Set
2. Capturing designs using Design Architect
3. Simulating designs using QuickSim II
4. Downloading designs onto a XILINX chip
5. Mini-project (schematic-based)
The mini-project is a 30 gate hierarchical design that allows the students to create a schematic-based top-down design. This design basically re-enforces the topics covered during the first half of the term.
6. Capturing designs using VHDL
7. Simulating VHDL designs using Quicksim II

8. Synthesizing VHDL designs using AutoLogic

9. Mini-project (VHDL based)

10. Automated IC layout using IC station

c. Third Term: ASIC Design - Senior Project III

For the third term course (ASIC Design - Senior Project III), no structured instruction is provided. Depending on student interest, miscellaneous subjects are presented such as ASIC library development, more VHDL information, advanced simulation. The students mainly work on their projects and final senior projects reports. All projects are presented as final products, consisting of a system (not just simulation waveforms or blinking lights). Presentations usually last about 45 minutes.

Some examples of project titles are: Controller for Ultra fine Wire Transport System, Bar Code Reader, Distributorless Ignition, Pinewood Derby Timer and Placer, The Stepper Motor Controller.

3. Instructional Results and Improvements in the Course.

Offered for the first time in a four year technology EET program, the course has been evaluated as a success by the students and instructors alike. The positive outcomes of the course could be listed as follows:

- All senior project students were exposed to the ASIC design process.
- The course took the mystery out of VLSI design and gave students confidence when interviewing for a IC design position.
- Students were exposed to more sophisticated EDA commercial tools at the industry level.
- A good partnership between Mentor Graphics and OIT was initiated.

The course was taught for the fourth time the 1996-1997 academic year. It evolved to the present format with the following instructional improvements introduced:

- Make students understand how EDA vendor, ASIC vendor, and the designer interact
- Use XILINX chips to prototype projects and don’t go direct to silicon layout.
- Use the tools every week
- Pick only one design approach (top-down or IC layout)
- Use a DEMO design showing the entire design process from VHDL code to IC layout
- Don't start the project until one learns the tools

Give extra credit if a student implements the layout in silicon.
Some special issues have to be considered when presenting EDA tools:
- Separate "Designing" from "Learning Tools"
- Explain the handling of different levels of abstraction (components and models)
- Present "how" a tool works

Other useful practices for the success of projects are:
- Deciding when to upgrade next software version.
- Keep copies of ASIC design kit documentation in lab.
- Enforce project management

When teaching VHDL, some good practices are:
- Teach VHDL as a Hardware Description Language and not as a programming language.
- Teach that "VHDL synthesis is all about style"
- Give many of VHDL examples (emphasizing synthesis style)
- Document process of "spec" to "VHDL code"

4. Equipment and Cost of the Program

One of the biggest caveats of offering an ASIC course is the large cost of the equipment and maintenance of the laboratory. OIT laboratory has seven SUN stations (two SPARC 10 and five SPARC 2) and seven Tektronix X-windows terminals. Plotters and printers are also shared in the lab. The initial equipment investment approached for the first two years was $60,000. Mentor Graphic Corp. and XILINX donated the software.

Every year there are two maintenance contracts maintained: one with SUN Systems and one with Mentor Graphics. Cost: $4,200. Also, a system administrator is needed. OIT contracts this work outside, paying hourly wages.

The dilemma which we need to consider soon is whether we should maintain an expensive UNIX laboratory or, with the development of PC based EDA tools, or we should transfer all training on Pentium computers with Windows NT? We will certainly consider the industry trend.

5. Conclusion

The development and offering of the ASIC class at OIT was a very positive experience for both students and faculty. The students graduated with the conviction they got an up-to-date education in design. Many of them got promoted in their organization to a design positions or got hired as designers in other companies. Some people from industry, not seeking a degree, were also enrolled in the class. Courses like this are offered by local universities as well, but apparently, the practical, "no frill" approach of the engineering technology course is appealing to
YOLANDA GURAN is a professor of electronics at Oregon Institute of Technology (OIT) and the curriculum coordinator for the Electronics Engineering Technology program in Portland, Oregon. She graduated in 1969 with a MSEE from the "Politehnica" University of Bucharest, Romania. Professional interests focus on analog integrated circuit design and engineering education improvement techniques. She is a registered professional engineer in the state of Oregon.

ERIC CAMPBELL graduated from Oregon Institute of Technology in 1991 with a BSEET. While working for Mentor Graphics Corp., he developed documentation and training for ASIC vendor tools and AutoLogic. Presently, he is a senior technical writer, developing documentation for the SABER Mixed Signal Simulation at Analogy Inc.