Asee peer logo
Displaying 1 result
Conference Session
Embedded System Design
Collection
2010 Annual Conference & Exposition
Authors
Bin Wang, Wright State University; Zhiqiang Wu, Wright State University; Yong Pei, Wright State University
Tagged Divisions
Electrical and Computer
explaining to other students about their choice and rationale. 4. Carry out the necessary research and analysis and generate possible solutions. Students are reminded by the instructor “not to aim too high” at this stage. It is essential to make the core of the project working before adding on optional packages. Time limit of the laboratory usually prevents students from creating a very comprehensive system. They need to learn to generate reasonably good solutions within a deadlineWe also encourage and promote cooperative learning15,16,17 by involving students working inteams to accomplish a common goal. Specifically, student groups are formed to conduct labs.Each group has a leader and two or three team members. Early on