June 18, 2006
June 18, 2006
June 21, 2006
11.41.1 - 11.41.11
A Digital Logic Based Experimental Design of a DSP/Communication System for ECET Students
This article discusses the results of a senior design project to design a baseband system for a communication system, as well as on-going efforts to improve the design. Upon completion, the experimental design is intended for use in our Digital Circuits, Digital Signal Processing (DSP) , and Electronic Communications courses. For this reason, plans for incorporating design aspects of a communications system in these courses are discussed.
In the past few years, the authors reported their efforts of enhancing students’ learning by utilizing a systems approach1,2,3,4,5 . These methods focus on the functionality of system blocks to improve students’ understanding of system performance parameters. Positive results have been observed in strengthening students’ vertical knowledge development on certain subjects.
However, weaknesses have also been found associated with the systems model. Most students can well understand the functionality of a system block, but they do not know how to realize the functionality by applying knowledge gained from other pertinent courses. For example, students may understand that a message generator generates appropriate digital streams for BPSK and QPSK modulations, but they may not be able to design this generator using digital logic circuits. This is due to their lack of experience in employing knowledge gained to the design of applications. To address this issue, we initiated a senior design project in the Spring semester of 2005, to design a digital logic-based DSP/baseband communication system.
This article reports some results of this senior design project, as well as our on-going efforts of reﬁning this design. Upon completion, the experimental design is intended to be used in our Digital Circuits, Digital Signal Processing (DSP), and Electronic Communications courses. The following elements are incorporated into the design:
1) System clock design - A ring oscillator is designed to generate a 512 kHz system clock. 2) Analog-to-Digital Converter - An ADC0804 IC is used to convert an analog input into an 8-bit parallel digital output.
Adams, R., & Zhang, J., & Yanik, P., & Burbank, K. (2006, June), A Digital Logic Based Experimental Design Of A Dsp/Communication System For Ecet Students Paper presented at 2006 Annual Conference & Exposition, Chicago, Illinois. 10.18260/1-2--603
ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2006 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015