Vancouver, BC
June 26, 2011
June 26, 2011
June 29, 2011
2153-5965
Computing & Information Technology
12
22.144.1 - 22.144.12
10.18260/1-2--17425
https://peer.asee.org/17425
1649
Dr. Alireza Kavianpour received his Ph.D. Degree from University of Southern California (USC). He is currently Senior Professor at DeVry University, Pomona, CA. Dr. Kavianpour is the author and co-author of over forty technical papers all published in IEEE Journals or referred conferences. Before joining DeVry University he was a researcher at the University of California, Irvine and consultant at Qualcom Inc. His main interests are in the areas of embedded systems and computer architecture.
Advance Features of Hardware Description Language (VHDL) for Undergraduate StudentsVery High Speed Integrated Circuit Hardware Description Language or VHDL is a programminglanguage that allows an individual to define how a piece of hardware behaves. This language wasdeveloped first by US military and became IEEE standard in 1987. It was updated in 1993 and isknown today as "IEEE standard 1076 1993".The complexity of ASIC and FPGA designs has caused an increase in the use of hardwaredescription languages such as VHDL. As a result, it is vital that students learn the advancefeatures of this language. Companies like Xilinx, Altera, and Cadence have designed properhardware interfaces for the use of this language. These days every chip manufacturer starts onVHDL (or Verilog) before the company goes to actual production of IC. There are two aspects tomodeling hardware that any hardware description language facilitates: true abstract behavior andhardware structure. VHDL has three parts: Library, Entity, and Architecture.Despite reviewing many undergraduate digital books with VHDL contents, there were noreferences on how to define memory (array), files (input/output), subroutine, and so on. In thispaper author explains the use of several important VHDL features such as generic, component,array, and files.
Kavianpour, A. (2011, June), Advance Features of Hardware Description Language (VHDL) for Undergraduate Students Paper presented at 2011 ASEE Annual Conference & Exposition, Vancouver, BC. 10.18260/1-2--17425
ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2011 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015