Asee peer logo

An Instructional Processor Design Using VHDL and an FPGA

Download Paper |

Conference

2011 ASEE Annual Conference & Exposition

Location

Vancouver, BC

Publication Date

June 26, 2011

Start Date

June 26, 2011

End Date

June 29, 2011

ISSN

2153-5965

Conference Session

Hardware Applications

Tagged Division

Computers in Education

Page Count

10

Page Numbers

22.182.1 - 22.182.10

Permanent URL

https://peer.asee.org/17463

Download Count

335

Request a correction

Paper Authors

biography

Ronald J. Hayne The Citadel

visit author page

Ronald J. Hayne, Ph.D., is an Assistant Professor in the Department of Electrical and Computer
Engineering at The Citadel. His professional areas of interest are digital systems and hardware
description languages. He is a retired Army Colonel with experience in academics and Defense
laboratories.

visit author page

Download Paper |

Abstract

An Instructional Processor Design using VHDL and an FPGAAbstractMost modern commercial microprocessors are too complex to be used as an introductoryexample of processor design. Many digital design courses and texts use hardware descriptionlanguage models of these processors, but they are often ad hoc and don't divide the architectureinto teachable subsets. What is needed is a basic processor with sufficient complexity toillustrate major design elements, that can be modified, programmed, and tested.An instructional processor has been developed for use as a design example in an AdvancedDigital Systems course. The architecture is separated into the data path and a sequentialcontroller. The data path contains the memory, registers, arithmetic logic unit, andinterconnecting busses. The controller implements the fetch, decode, and execute sequences fora small subset of instructions. The entire system is modeled in VHDL and can be simulated todemonstrate operation of the processor.The instruction set architecture of the example processor has been designed to illustrate multipleoperations and basic addressing modes. The initial subset includes opcodes for move, add, andbranch, with the capability to modify or supplement these instructions. Access to operandsinclude provisions for direct, indirect and immediate addressing modes. Test programs arewritten in assembly language and translated into machine code for loading into memory. Asimple example program adds two arrays of numbers and illustrates the fundamental concepts ofcounting, indexing, and looping.Design of the instructional processor is taught in sections covering the instruction setarchitecture, followed by implementation of the data path, and finally the fetch, decode andexecute sequences for the control unit. Each component is modeled in VHDL and functionallyverified using ModelSim. Student homework assignments then involve modification of theVHDL model to implement additional instructions. The upgraded processor is verified by thestudents via execution of their own test programs.As an extension of the processor design, a basic microcontroller is created by adding simplememory-mapped input and output. Along with a few additional instructions, the system isimplemented in hardware on a field programmable gate array (FPGA). Students have theopportunity to interact with programs running on the instructional processor via input switchesand output LEDs. Timing loops create the ability to produce various flashing and shiftingpatterns to demonstrate operation of the microcontroller system.Implementation of the instructional processor is now in its second iteration with an updatedcontroller design and the new microcontroller extension. Student feedback is very positive thatthe processor illustrates fundamental design concepts without unnecessary complexity. Resultsfrom homework submissions indicate that the students are able to successfully designmodifications to the processor and demonstrate their functionality via simulation. The projectcontinues to achieve its goal as a valuable instructional tool.

Hayne, R. J. (2011, June), An Instructional Processor Design Using VHDL and an FPGA Paper presented at 2011 ASEE Annual Conference & Exposition, Vancouver, BC. https://peer.asee.org/17463

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2011 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015