Asee peer logo

Digital Signal Processing With The Sharc

Download Paper |


1996 Annual Conference


Washington, District of Columbia

Publication Date

June 23, 1996

Start Date

June 23, 1996

End Date

June 26, 1996



Page Count


Page Numbers

1.167.1 - 1.167.6



Permanent URL

Download Count


Request a correction

Paper Authors

author page

Rulph Chassaing

author page

Roderick Ayers

Download Paper |

NOTE: The first page of text has been automatically extracted and included below in lieu of an abstract

Session 1220

Digital Signal Processing with the SHARC

Rulph Chassaing / Roderick Ayers Roger Williams University / Naval Undersea Warfare Center Division Bristol, RI 02809/ Newport, RI 02841


This paper introduces the use of Analog Devices’ latest generation of floating-point digital signal processors, the Super Harvard Architecture Computer (SHARC). The SHARC is well suited for a wide range of digital signal processing (DSP) applications. It is particularly useful for implementing complex algorithms such as the fast Fourier transform (FFT) and for developing applications requiring multiple processors in order to satisfy large processing requirements. Features of the SHARC along with available hardware and software support tools are presented. Examples in FIR/IIR filtering and the FFT, implemented using both simulation and real-time execution, further illustrate the use of the SHARC.


Digital signal processors are special-purpose fast microprocessors with specialized instruction sets appropriate for signal processing. These devices, made possible through advances in integrated circuit technology, are found in a wide range of applications such as telecommunications, speech processing, etc. In recent years, both fixed and floating-point digital signal processors have emerged from a number of companies such as Texas Instruments, Motorola, and Analog Devices. Those digital signal processors now have architectures that facilitate the use of high-level language compilers. C has become very popular as the high- level language of choice. The use of a high-level language often results in a substantial reduction in execution speed. Alternatively, carefully prepared assembly language programs produce faster executable code, but they are more difficult to document and maintain. The compromise is to code time-critical routines in assembly language that can be called from C. Companies such as Ixthos provide libraries of optimized functions for the SHARC that can be called from C.

Over the last ten years, senior students at Roger Williams University (RWU) have implemented a wide range of real-time DSP applications in areas such as communications, controls, and adaptive and multirate filtering. Those applications, based on both Texas Instruments’ floating-point TMS320C30 and fixed-point TMS320C25 digital signal processors, are described in references 1 and 2.

Investigation of the SHARC was undertaken at the Naval Undersea Warfare Center (NUWC) to determine its suitability for large processing requirements.

?$iii’ 1996 ASEE Annual Conference Proceedings } ‘..+,~yy’;:

Chassaing, R., & Ayers, R. (1996, June), Digital Signal Processing With The Sharc Paper presented at 1996 Annual Conference, Washington, District of Columbia. 10.18260/1-2--5995

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 1996 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015