Asee peer logo

Hdl Based Design Problems For Computer Architecture

Download Paper |

Conference

2010 Annual Conference & Exposition

Location

Louisville, Kentucky

Publication Date

June 20, 2010

Start Date

June 20, 2010

End Date

June 23, 2010

ISSN

2153-5965

Conference Session

Software and Hardware for Educators I

Tagged Division

Computers in Education

Page Count

20

Page Numbers

15.639.1 - 15.639.20

Permanent URL

https://peer.asee.org/15661

Download Count

118

Request a correction

Paper Authors

biography

Chad Hager United States Air Force Academy

visit author page

Chad E. Hager received his B.S. in Electrical Engineering in December 2007 and his M.S. in Electrical Engineering in May 2009 from the University of Wyoming. His graduate work focused on the development of HDL based design problems for computer architecture. He has also developed and modified a teaching/robot platform used to educate undergraduate student in microprocessors. He is now a research associate with the Department of Electrical and Computer Engineering at the United States Air Force Academy, Colorado.

visit author page

author page

Steven Barrett University of Wyoming

biography

Cameron Wright University of Wyoming Orcid 16x16 orcid.org/0000-0002-6029-1896

visit author page

Cameron H. G. Wright, Ph.D, P.E., is an Associate Professor with the Department of Electrical and Computer Engineering at the University of Wyoming, Laramie, WY. His research interests include signal and image processing, real-time embedded computer systems, biomedical instrumentation, and engineering education. He is a member of IEEE, ASEE, SPIE, BMES, NSPE, Tau Beta Pi, and Eta Kappa Nu. E-mail: c.h.g.wright@ieee.org Web page: http://wwweng.uwyo.edu/electrical/faculty/wright.html

visit author page

author page

Jerry Hamann University of Wyoming

Download Paper |

Abstract
NOTE: The first page of text has been automatically extracted and included below in lieu of an abstract

HDL Based Design Problems For Computer Architecture

Abstract

A computer architecture course is a necessary component in a computer engineering curriculum. Students in related disciplines such as electrical engineering and computer science may also value course concepts in the development of their elective coursework. There are many excellent computer architecture textbooks available to illuminate the difficult concepts encountered within the topic area. Many contain detailed designs of various architectures and configurations. To enhance the design skills and allow students to observe the dynamic operation of specific computer architectures, a series of Verilog Hardware Descriptive Language (HDL) design exercises were developed for a senior/graduate level course in computer architecture. The exercises allowed students to begin with basic review exercises on HDL design techniques and progress to fully operational computer architectures. The exercises were directly based and coupled with architectures presented in the course textbook by Mano and Kime. Student feedback indicated the exercises significantly enhanced their design skills and their overall understanding of computer architecture concepts. Students also demonstrated the capability to analyze more complex computer architectures and synthesize advanced components of a computer architecture and apply their knowledge to challenging open-ended design projects. Although originally developed for the Mano and Kime textbook, the design exercises described may be used with any computer architecture text.

Overview

There are many tools used in the design of microprocessors and microcontrollers to increase their speed and performance: manufacturing/processing, software development, and computer architecture. Previous advances in computer architecture were made possible by the reduction of the transistor size and performance and enhancement in architecture design. More recent computer architecture enhancements have focused on multiple cores and parallel processing in design. It is essential that computer architecture students understand the fundamental concepts as well as advanced techniques [1].

Computer architectures have evolved over many years and today there are many different types of computer architectures. Some are made for the general user, while others focus on a specific application. To help develop these architectures, engineers often use a Hardware Descriptive Language (HDL). In some cases, the HDL models can be compiled and implemented into field-programmable gate arrays FPGAs for further testing or even mask layouts for final or near-final production. Each processor manufacturer has its own specific procedures to move a design to the production phase. This being said, HDL based designs are clearly advantageous in academics, implying a need for homework based on HDL. This paper describes a series of homework assignments that have been recently developed to enhance the instruction of complex computer architectures using Verilog HDL as a design vehicle. The organization of these homework assignments attempts to show students the link between

Hager, C., & Barrett, S., & Wright, C., & Hamann, J. (2010, June), Hdl Based Design Problems For Computer Architecture Paper presented at 2010 Annual Conference & Exposition, Louisville, Kentucky. https://peer.asee.org/15661

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2010 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015