Asee peer logo

Implementation of Pseudo-Random Number Generator Using LFSR

Download Paper |

Conference

2021 Fall ASEE Middle Atlantic Section Meeting

Location

Virtually Hosted by the section

Publication Date

November 12, 2021

Start Date

November 12, 2021

End Date

November 13, 2021

Page Count

13

Permanent URL

https://peer.asee.org/38434

Download Count

26

Request a correction

Paper Authors

biography

Fahmeda Khanom New York City College of Technology

visit author page

Fahmeda Khanom is a junior at New York City College of Technology, class of 2023, pursuing her bachelor in Computer Engineering. Her areas of interests is to research on Cybersecurity and Embedded Systems.

visit author page

author page

Touheda Khanom New York City College of Technology

biography

Yu Wang New York City College of Technology

visit author page

Dr. Yu Wang received her Ph.D. degree in Electrical Engineering from the Graduate Center of the City University of New York in 2009. Currently, she is a professor in the Department of Computer Engineering Technology at New York City College of Technology. Her primary area of interest includes engineering education, formal methods for modeling real-time systems, digital design, FPGA hardware-based systems, Agile testing, Machine Learning algorithms, and the applications of neural networks.

visit author page

Download Paper |

Abstract

Linear Feedback Shift Registers (LFSR) play a vital role to provide cybersecurity for the data communication system. LFSR is a shift register where the input is linear of its previous states. The most important application of LFSR is the device’s ability to generate a pseudo-random sequence of values that are used in encryption and decryption to secure personal data. Moreover, LFSR is used in Cyclic Redundancy Check Calculations (CRC) which can help to detect errors and corruption in data communications as LFSR feedback values can be modified. The main objective of the research is to generate the pseudo-random sequence of values in 3-bit, 4-bit, and 8-bit using the multiple registers with XOR as different taps selection. In the research, we used D(Data) flip flops and XOR alternative taps to identify the difference in the values for different arrangements in circuit diagrams using the software Quartus. After the simulation, we test the circuit on the Field Programmable Gate Array (FPGA) board to check the generated binary random number displaying the LED “on” or in “off” state. We would deeply work on CRC and use different approaches such as Verilog or VHDL code.

Khanom, F., & Khanom, T., & Wang, Y. (2021, November), Implementation of Pseudo-Random Number Generator Using LFSR Paper presented at 2021 Fall ASEE Middle Atlantic Section Meeting, Virtually Hosted by the section. https://peer.asee.org/38434

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2021 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015