Asee peer logo

Laboratory For Digital Electronics

Download Paper |

Conference

2006 Annual Conference & Exposition

Location

Chicago, Illinois

Publication Date

June 18, 2006

Start Date

June 18, 2006

End Date

June 21, 2006

ISSN

2153-5965

Conference Session

ECE Poster Session

Tagged Division

Electrical and Computer

Page Count

11

Page Numbers

11.860.1 - 11.860.11

DOI

10.18260/1-2--1409

Permanent URL

https://peer.asee.org/1409

Download Count

752

Request a correction

Paper Authors

biography

Janos Grantner Western Michigan University

visit author page

Janos L. Grantner is a Professor of Electrical and Computer Engineering at Western Michigan University.
Dr. Grantner received the Ph.D. degree from the Technical University of Budapest,
Hungary, in Computer Engineering, and the advanced doctoral degree Candidate of
Technical Science from the Hungarian Academy of Sciences, in Computer Engineering,
respectively.

visit author page

biography

Ramakrishna Gottipati Western Michigan University

visit author page

Ramakrishna Gottipati is Doctoral Student in the Department of Electrical and Computer Engineering at Western Michigan University. Mr. Gottipati received the MS degree from Western Michigan University, in Computer Engineering.

visit author page

Download Paper |

Abstract
NOTE: The first page of text has been automatically extracted and included below in lieu of an abstract

Laboratory for Digital Electronics

Abstract

The Digital Electronics course (ECE 3500)1 was created in the Department of Electrical and Computer Engineering of Western Michigan University to develop the skills students need to design, and simulate digital integrated circuits down to the transistor layout level using Mentor Graphics Category II tools2. Digital Electronics is a required course for students majoring in computer engineering. The class has an embedded lab which makes use of the 0.25 micron technology for IC implementations (0.25-micron Design Kit by MIT). In order to pass the course students need to pass the embedded lab as well. Students work with the Mentor Graphics Electronic Design Automation (EDA) tools to design and simulate their circuits. The tools used are as follows: IC Flow (Design Architect and IC Station), Analog and Mixed Signal Design (AMS-ELDO Simulator and Xelga Viewer) and Calibre (Design Rules Check (DRC), Layout Versus Schematics Check (LVS), and Parasitic Extraction).

The focus in the course is primarily on designing digital circuits. Topics include CMOS transistor models, static and dynamic CMOS gate styles, CMOS logic function blocks, sequential circuits, timing issues, memory and array structures, and interconnect parasitics. The embedded lab provides a hands-on approach of applying the concepts taught in the class. Students are required to create CMOS transistor-level designs, perform function tests along with timing analysis and create layouts for their circuits. The designs must pass the DRC and LVS checks. The final step in verifying the performance of the designs is the parasitic extraction in each lab. The best two designs with respect to the shortest circuit delays and the smallest layout areas are given bonus credit in each lab. Lab experiments include the design of inverter, basic logic gates, 2-input XOR gate, 1-bit full adder module, static SR flip-flop, two-bit synchronous counter, one- of-four multiplexer module, and 4bit x 1bit static RAM

In addition to the lab and class work (which includes homework assignments, midterm exam, and final exam) students develop two class projects (4-bit ALU unit and a dual 4x4-bit register bank). Students are required to give demonstration of each project to the instructor to get full credit for the projects. A 100-page Tutorial on using the Mentor Graphics tools is available on the class Web Page to help students. Various useful topics regarding the projects and the labs are also provided on the class Web Page.

In the first part of the paper, we will summarize the outline and summary of the class. The second part of the paper will focus on the class projects and laboratory work in detail. The third part of the paper will focus on the assessments used for the class and future developments planned based upon the assessment and comments provided by the students.

Introduction

The Digital Electronics course and the Digital Electronics Laboratory have been developed in the Department of Electrical and Computer Engineering Department such that its main emphasis is on the various aspects of designing and simulating digital integrated circuits by taking a bottom-

Grantner, J., & Gottipati, R. (2006, June), Laboratory For Digital Electronics Paper presented at 2006 Annual Conference & Exposition, Chicago, Illinois. 10.18260/1-2--1409

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2006 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015