Asee peer logo

Logic Circuits Lab - Breadboard or Verilog

Download Paper |


2019 ASEE Zone I Conference & Workshop


Niagara Falls, NY

Publication Date

April 15, 2019

Start Date

April 11, 2019

End Date

April 15, 2019

Page Count


Permanent URL

Download Count


Request a correction

Paper Authors

author page

Nashwa Elaraby

author page

A. B Shafaye

author page

Steven Grosse

Download Paper |

Elaraby, N., & Shafaye, A. B., & Grosse, S. (2019, April), Logic Circuits Lab - Breadboard or Verilog Paper presented at 2019 ASEE Zone I Conference & Workshop, Niagara Falls, NY.

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2019 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015