Asee peer logo

Low Cost FPGA Development System For Teaching Advanced Digital Circuits

Download Paper |

Conference

2001 Annual Conference

Location

Albuquerque, New Mexico

Publication Date

June 24, 2001

Start Date

June 24, 2001

End Date

June 27, 2001

ISSN

2153-5965

Page Count

5

Page Numbers

6.695.1 - 6.695.5

Permanent URL

https://peer.asee.org/9526

Download Count

22

Request a correction

Paper Authors

author page

James Haberly

author page

Iskandar Hack

Download Paper |

Abstract

This paper covers the development of student development system to use with the Altera Max+ PLUS software for teaching Field Programmable Gate Arrays (FPGA’s) and Complex Programmable Logic Devices (CPLD’s). This software is available free of charge from Altera directly for students to download for use in at home or can be installed via an educational license in any university laboratory. The student version of the software includes a schematic editor and design entry, waveform editor for design entry, Altera Hardware Description Language design (AHDL) Entry, and the industry standard VHDL (VHSIC (Very High Speed Integrated Circuits) Hardware Description Language) design entry. Thus this system can be used to teach all of the major design techniques used in modern digital circuit design. The hardware portion of the development system includes an in-circuit programmable Altera CPLD on a printed circuit board (PCB) with adequate space on the breadboard area for students to development their own projects. The programming is done using a standard PC parallel port; thus there is no need for any additional programming hardware. Also mounted on the board are DB-25 and DB-9 connectors for implementing serial communication laboratories. The current system is using a standard student breadboard that is mounted onto the development board, and jumpers are used to connect the pins from the CPLD to the breadboard area or the serial connectors. There is also a laboratory manual, containing thirteen laboratory assignments and a list of final projects, that accompanies the development system designed to take a second semester Electrical Engineering Technology student from a basic introduction to Computer Aided Engineering (CAE) to a final project using the Altera Hardware Descriptive Language (AHDL), along with a short introduction to VHDL. The manual stresses basic design techniques along with simulation analysis prior to implementing the designs on the development hardware. The board has been used at Indiana Purdue University at Fort Wayne for the last three years, and the laboratory manual has just been developed.

Haberly, J., & Hack, I. (2001, June), Low Cost FPGA Development System For Teaching Advanced Digital Circuits Paper presented at 2001 Annual Conference, Albuquerque, New Mexico. https://peer.asee.org/9526

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2001 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015