June 26, 2011
June 26, 2011
June 29, 2011
22.1054.1 - 22.1054.12
Measuring the Jitter of Clock SignalIn the digital transmission system, jitter is a very important and less well known phenomenon.With the clock frequency in digital system becomes higher and higher, jitter is having moreeffect on the digital transmission system. Thus it is very important to find a way to measure jitter.This paper introduces the concept of jitter and the effect it has on the digital system. It comparesthe analog and digital methods to measure jitter. The corresponding international standard (ITU)on jitter is also introduced. It then proposed a scheme to measure the jitter of a fixed frequency(2.048MHz) PLL clock signal. This scheme uses digital method with DSP as the core. It alsoemploys CPLD in its implementation. This method has the advantage of being simple but at thesame time easy to implement.
Li, C., & Soares, A. J. (2011, June), Measuring the Jitter of Clock Signal Paper presented at 2011 ASEE Annual Conference & Exposition, Vancouver, BC. https://peer.asee.org/18335
ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2011 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015