Asee peer logo

Modeling a Perceptron Neuron Using Verilog Developed Floating-Point Numbering System and Modules for Hardware Synthesis

Download Paper |

Conference

2018 ASEE Annual Conference & Exposition

Location

Salt Lake City, Utah

Publication Date

June 23, 2018

Start Date

June 23, 2018

End Date

July 27, 2018

Conference Session

COED: EE Topics

Tagged Division

Computers in Education

Page Count

14

Permanent URL

https://peer.asee.org/30815

Download Count

434

Request a correction

Paper Authors

biography

Afsaneh Minaie Utah Valley University

visit author page

Afsaneh Minaie is a professor of Computer Engineering at Utah Valley University. She received her B.S., M.S., and Ph.D. all in Electrical Engineering from University of Oklahoma. Her research interests include gender issues in the academic sciences and engineering fields, Embedded Systems Design, Mobile Computing, Wireless Sensor Networks, Nanotechnology, Data Mining and Databases.

visit author page

author page

Ephraim Nielson Utah Valley University

Download Paper |

Abstract

Implementing a Perceptron Neural Network on DE2-115 FPGA using IEEE 754 Single-Precision Designed Modules in Verilog

Abstract

Capstone courses play a crucial role in Computer Engineering curricula. The principle purpose of a Capstone project course is to offer a summative opportunity for graduating senior engineering students to apply their professional skills and knowledge in a single experience and prepare them for work in industry. Like many engineering programs, students at XXX XXXX XXXXXXXX complete their requirements for graduation with a semester long capstone design project course. The intention of this course is to apply competencies gained during their first three years toward the solution of a design problem. Our senior design course is structured as a collection of independent student projects. As our students are required to design, build, and troubleshoot a fully functional project, they find this course both challenging and rewarding.

The field of computational intelligence is quickly becoming important in all areas of technology. Neural networks, a subset of computational intelligence are the most implemented types of intelligent computation systems used in many types of machine learning and data mining applications from image recognition and classification, to search engine optimization, to data analysis. The future of technology seems to point towards the continual development and application of neural networks. The remarkable growth in computational intelligence has given rise to a demand for engineers and computer scientists with experience in this field. This paper presents a project in the field of neural networks which was developed as part of a senior design project course.

Key to the importance of hardware development for neural network implementation is the value of process parallelization. This project consists of the parallelization of computational process used to form a perceptron neural network. Requirements for this include the use of IEEE 754 single-precision floating-point binary number system for all component development, Altera DE2-115 FPGA implementation, Altera Quartus Prime Verilog code development, and test bench design used for project validation, verification, and testing of modules by Altera’s ModelSim software.

Minaie, A., & Nielson, E. (2018, June), Modeling a Perceptron Neuron Using Verilog Developed Floating-Point Numbering System and Modules for Hardware Synthesis Paper presented at 2018 ASEE Annual Conference & Exposition , Salt Lake City, Utah. https://peer.asee.org/30815

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2018 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015