Alaraje, N., & Sergeyev, A. (2012, June),  Professional Development Opportunity for Electrical Engineering Technology Educators in VHDL and FPGA Design   Paper presented at 2012 ASEE Annual Conference & Exposition, San Antonio, Texas. 10.18260/1-2--20765

\bibitem{asee_peer_20765}
  Alaraje, N., \& Sergeyev, A. (2012, June), \emph{ Professional Development Opportunity for Electrical Engineering Technology Educators in VHDL and FPGA Design }
  Paper presented at 2012 ASEE Annual Conference \& Exposition, San Antonio, Texas.
  10.18260/1-2--20765

Nasser Alaraje and Aleksandr Sergeyev.  " Professional Development Opportunity for Electrical Engineering Technology Educators in VHDL and FPGA Design ".  2012 ASEE Annual Conference & Exposition, San Antonio, Texas, 2012, June.  ASEE Conferences, 2012.  https://peer.asee.org/20765 Internet.  26 Dec, 2024

\bibitem{asee_peer_20765}
  Nasser Alaraje and Aleksandr Sergeyev.
  " Professional Development Opportunity for Electrical Engineering Technology Educators in VHDL and FPGA Design ".
  \emph{2012 ASEE Annual Conference \& Exposition, San Antonio, Texas, 2012, June}.
  ASEE Conferences, 2012.
  https://peer.asee.org/20765 Internet.  26 Dec, 2024

@INPROCEEDINGS{asee_peer_20765
author = "Nasser Alaraje and Aleksandr Sergeyev"
title = " Professional Development Opportunity for Electrical Engineering Technology Educators in VHDL and FPGA Design "
booktitle = "2012 ASEE Annual Conference \& Exposition"
year = "2012"
month = "June"
address = "San Antonio, Texas"
publisher = "ASEE Conferences"
note = {https://peer.asee.org/20765}
number = {10.18260/1-2--20765}
}

TY  - CPAPER
AB  -             Professional Development Opportunity for Electrical       Engineering Technology Educators in VHDL and FPGA designAbstractHardware Description Language and Field Programmable Gate Array (FPGA) haverevolutionized the way Digital Logic Design is taught and implemented. Traditional ways ofteaching logic design using discrete components (TTL: Transistor-Transistor Logic and CMOS:Complementary Metal Oxide Semiconductors) have been replaced by Programmable LogicDevices (CPLD: Complex Programmable Logic Devices and FPGA). Today, a more standarddevelopment process is widely used in industry. The process uses Hardware DescriptionLanguages as a design entry to describe the digital systems. The two most widely used HardwareDescription Languages in industry are VHDL (Very High Speed Integrated Circuit HardwareDescription Language) and Verilog (Verifying Logic). Although most traditional electrical andcomputer engineering programs have updated their curriculum to include topics in hardwaredescription language and programmable logic design (FPGA/CPLD), two-year and four-yearelectrical engineering technology programs have fallen behind and are moving slowly inupdating their curriculum. This paper will discuss the offering of two-day VHDL and FPGAdesign workshop for electrical engineering technology faculty as part of National ScienceFoundation- Advanced Technological Education grant. The goal of this workshop is to combinetechnical information from the vendor training with practical curriculum planning and strategiesfor developing courses like those developed at The University under this project. Theparticipating faculty members learned introductory material on the impact of teachingengineering technology students relevant skills in hardware modeling and FPGA design. Insubsequent sessions, the faculty members learned fundamental concepts of VHDL and gainknowledge on FPGA design environment using Altera Quatrus development software.Participants gained hands-on lab experience in modeling basic building blocks of digital systemsand learn the FPGA design flow sfrom HDL design entry and circuit simulation to verifying thecorrectness of the design. Participating faculty members toured the Re-configurable ComputingLab and learned the hardware and software necessary to establish a re-configurable lab at theirrespective institutions. The University faculty members will assist participating faculty membersin further development of curriculum through a post-workshop follow-up. Curriculum materialdeveloped at The University is made available for use by participating faculty members bothduring and after the workshop.
AU  - Nasser Alaraje
AU  - Aleksandr Sergeyev
CY  - San Antonio, Texas
DA  - 2012/06/10
PB  - ASEE Conferences
TI  -  Professional Development Opportunity for Electrical Engineering Technology Educators in VHDL and FPGA Design 
UR  - https://peer.asee.org/20765
DO  - 10.18260/1-2--20765
ER  -