Danowitz, A., & Leija, A. (2016, June), Leveraging New Platforms to Provide Students with a Realistic SoC Design Experience  Paper presented at 2016 ASEE Annual Conference & Exposition, New Orleans, Louisiana. 10.18260/p.25562

\bibitem{asee_peer_25562}
  Danowitz, A., \& Leija, A. (2016, June), \emph{Leveraging New Platforms to Provide Students with a Realistic SoC Design Experience}
  Paper presented at 2016 ASEE Annual Conference \& Exposition, New Orleans, Louisiana.
  10.18260/p.25562

Andrew Danowitz and Antonio Leija.  "Leveraging New Platforms to Provide Students with a Realistic SoC Design Experience".  2016 ASEE Annual Conference & Exposition, New Orleans, Louisiana, 2016, June.  ASEE Conferences, 2016.  https://peer.asee.org/25562 Internet.  26 Apr, 2024

\bibitem{asee_peer_25562}
  Andrew Danowitz and Antonio Leija.
  "Leveraging New Platforms to Provide Students with a Realistic SoC Design Experience".
  \emph{2016 ASEE Annual Conference \& Exposition, New Orleans, Louisiana, 2016, June}.
  ASEE Conferences, 2016.
  https://peer.asee.org/25562 Internet.  26 Apr, 2024

@INPROCEEDINGS{asee_peer_25562
author = "Andrew Danowitz and Antonio Leija"
title = "Leveraging New Platforms to Provide Students with a Realistic SoC Design Experience"
booktitle = "2016 ASEE Annual Conference \& Exposition"
year = "2016"
month = "June"
address = "New Orleans, Louisiana"
publisher = "ASEE Conferences"
note = {https://peer.asee.org/25562}
number = {10.18260/p.25562}
}

TY  - CPAPER
AB  - Recently there have been a slew of digital design products released that promise to simplify the task of giving students a real-world System-on-Chip (SoC) design experience. These “programmable SoCs” from companies such as Xilinx, Cypress, and Altera combine modern multi-core ARM processors connected to an FPGA through a widely used SoC interconnect standard. This paper discusses a Real Time Embedded System Course I designed that uses the Xilinx Zynq platform to give students first-hand experience with modern System-on-Chip design methodologies and the challenges that designers face in both hardware and software bring-up for a modern IP-based design. 

The first portion of this paper discusses how students were trained to use the Zynq platform. The first weeks of the class were dedicated to teaching students the basics of real-time system and custom hardware design. Students used a Zynq-based port of Free-RTOS to learn about Real-time operating systems.  Through a series of laboratory assignments, students are taught how to interface the RTOS with custom hardware that they place on the FPGA portion of the chip.  The course material developed for this portion of the class will be posted online so that other educators may use it in their teaching.

The second part of this paper discusses some of the projects proposed and completed by students, and any difficulties the students faced along the way. From two weeks into the class, students are asked to form groups of up to four and propose a final project. For their final project, students are required to design and build a complete working system of their choice. Their final project is required to make use of both the processor running RTOS and at least one custom IP block running on the FPGA. 

In the final section of this paper I examine student feedback for the course, and comment on some of the challenges I faced in integrating the Zynq PSoC platform, and its corresponding development tools, into the classroom. 
AU  - Andrew Danowitz
AU  - Antonio Leija
CY  - New Orleans, Louisiana
DA  - 2016/06/26
PB  - ASEE Conferences
TI  - Leveraging New Platforms to Provide Students with a Realistic SoC Design Experience
UR  - https://peer.asee.org/25562
DO  - 10.18260/p.25562
ER  -