Asee peer logo

Practical Design Projects Utilizing Complex Programmable Logic Devices (Cpld)

Download Paper |

Conference

2007 Annual Conference & Exposition

Location

Honolulu, Hawaii

Publication Date

June 24, 2007

Start Date

June 24, 2007

End Date

June 27, 2007

ISSN

2153-5965

Conference Session

Unique Laboratory Experiments and Programs Poster Session

Tagged Division

Division Experimentation & Lab-Oriented Studies

Page Count

14

Page Numbers

12.1164.1 - 12.1164.14

DOI

10.18260/1-2--2823

Permanent URL

https://peer.asee.org/2823

Download Count

2268

Request a correction

Paper Authors

biography

Samuel Lakeou University of the District of Columbia

visit author page

Samuel Lakeou received a BSEE (1974) and a MSEE (1976) from the University of Grenoble (Universite Joseph Fourier), and a PhD in Electrical Engineering from the Ecole Nationale d’Electronique et de Radioelectricite de Grenoble of the National Polytechnic Institute of Grenoble, France, in 1978. He is currently a Professor and Chair of the department of electrical engineering at UDC. He was formerly staff member at the New Products Laboratory of RCA’s Consumer Electronics Division in Indianapolis, IN (1984-86).

visit author page

biography

Tinh Dinh University of the District of Columbia

visit author page

Graduating Senior in Electrical Engineering

visit author page

biography

Abiyu Negede University of the DIstrict of Columbia

visit author page

Graduating Senior in Electrical Engineering

visit author page

Download Paper |

Abstract
NOTE: The first page of text has been automatically extracted and included below in lieu of an abstract

Practical Design Projects utilizing Complex Programmable Logic Devices (CPLD).

I. Introduction

This paper describes the use of programmable logic-based design in junior/senior project applications in electrical and computer engineering programs. It is shown that a variety of projects can be conceived using a complex programmable logic device (CPLD) as a central controller of analog to digital (ADC) and digital to analog (DAC) components for interfacing with a number of sensors and transducers including an ultrasonic ranger, a temperature sensor and an RC servo. The flexibility of the CPLD-based design and its cost effectiveness are highlighted with design and programming examples used in actual projects assigned to junior and senior electrical engineering and computer engineering students.

II. Programmable logic basics

A. Typical Design Methodology

A slew of programmable logic devices have existed for several decades, initially in form of programmable and reprogrammable read-only-memories (ROM-EEPROM) and later in form of programmable logic devices (PLD) and field programmable gate arrays (FPGA). A variety of applications such as programmable industrial controllers and dedicated special purpose circuits have used these programmable devices. The most recent advances in programmable logic have produced an even more elaborate method which allows programming of desired interconnections between pre-built modules such as registers and complex logic circuits, including embedded microprocessors and digital filters modules. In their modern day configuration, FPGA’s offer the highest level of logic density (up to eight million “system gates”). By contrast, the so called, programmable logic devices (CPLD), with lower circuit densities (up to 10,000 logic gates) and very predictable timing characteristics, are better suited for critical control circuit design applications.

A typical configuration of a CPLD-based circuit design is depicted in Fig. 1. This configuration allows for a variety of circuit design assignments which integrate “analog” and “digital” signals as well as sensors, actuators and transducers. In this depiction, the central “intelligent” component is the CPLD, which decides on actions to take based on the information sensed by the sensor-to-voltage transducers such as temperature, pressure etc… sensors. The signals provided by the transducers are digitized by the ADC and fed to the CPLD for processing. In addition, digital signals can be sensed directly by the CPLD through its input output (I/O) bus lines. Various actuators can also be controlled by digital control of a DAC.

Lakeou, S., & Dinh, T., & Negede, A. (2007, June), Practical Design Projects Utilizing Complex Programmable Logic Devices (Cpld) Paper presented at 2007 Annual Conference & Exposition, Honolulu, Hawaii. 10.18260/1-2--2823

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2007 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015