Asee peer logo
advanced search

Gaoxiang Zhou

Permalink

Paper listing

Permanent URL

https://peer.asee.org/authors/59800

Co-authors:

Integration of VHDL Simulations and Written Reflections to Improve Student Understanding of Sequential Logic Circuits

Conference Session
Digital Circuits, Architecture, Embedded Systems
Collection
2023 ASEE Annual Conference & Exposition
Authors
Ben Arie Tanay, Purdue Engineering Education; Renee M. Clark, University of Pittsburgh; Gaoxiang Zhou; Samuel J. Dickerson, University of Pittsburgh