Asee peer logo
advanced search

Meruva Veera Venkata Bhargav

Permalink

Paper listing

Permanent URL

https://peer.asee.org/authors/75348

Co-authors:

REALIZATION OF LOW POWER AND EFFICIENT SEQUENTIAL CIRCUITS USING REVERSIBLE LOGIC GATES

Collection
2025 Northeast Section Conference
Authors
SUPARSHYA BABU SUKHAVASI; Thanu Sri Gandham; Susrutha Babu Sukhavasi; Meruva Veera Venkata Bhargav