Asee peer logo

Building A Pipelined Computer In The Architecture Laboratory

Download Paper |

Conference

1996 Annual Conference

Location

Washington, District of Columbia

Publication Date

June 23, 1996

Start Date

June 23, 1996

End Date

June 26, 1996

ISSN

2153-5965

Page Count

5

Page Numbers

1.91.1 - 1.91.5

Permanent URL

https://peer.asee.org/5902

Download Count

19

Request a correction

Paper Authors

author page

Richard J. Reid

Download Paper |

Abstract
NOTE: The first page of text has been automatically extracted and included below in lieu of an abstract

---- Session 3220

Building a Pipelined Computer in the Architecture Laboratory

Richard J. Reid Michigan State University

Abstract - This computer architecture laboratory uses an object-oriented approach to provide a simulation modeling language. This language allows students to complete models of real pipelined computers. The modeling language is implemented as a class library for C++. Using this library, students are able to complete working models of an actual Silicon Graphics microprocessor, the MIPS 4000. Student work is easily validated since a correct model allows simulated execution of the code produced for a standard model of the microprocessor.

Introduction Students come to this Computer Architecture course with a two-semester background in C++ programming, and one semester of introductory machine organization and assemble-language programming. The latter course, using the text by Maccabe [1], includes four laboratory sessions in which students use the digital simulator described below to implement combinational gating networks and simple sequential machines. The laboratory activity reported here supports this Computer Architecture course and is a required course for Computer Science and Computer Engineering majors, and is elected by many Electrical Engineering and other students. The course is completed by 60 students each semester. This course uses the text by Patterson and Hennessy [2] with supplementmy material from the MIPS Micro- processor User’s Manual [3]. Although each student is completing a functionally equivalent microprocessor, each is assigned person- alized data-flow pathways for which their component interconnections and control must be customized. The Pipelined Computer To accommodate the design and implementation of complex digital networks and computing structures, laboratories are turning to simulation, [4,5]. Simulation allows the convenient modeling of extensive designs. In keeping with the architecture of all modem computers, those implemented in this laboratory use pipelining for efficient execution of instructions. The figure shows the three stages, fetch, decode and execute, that are implemented.

completions are accomplished within each of

?@La-’ } 1996 ASEE Annual Conference Proceedings ‘.+,~yy’.~

Reid, R. J. (1996, June), Building A Pipelined Computer In The Architecture Laboratory Paper presented at 1996 Annual Conference, Washington, District of Columbia. https://peer.asee.org/5902

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 1996 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015