Asee peer logo

Use Of A Simulation Switch Matrix For Efficient Design Of Cmos Analog Integrated Circuits

Download Paper |


2009 Annual Conference & Exposition


Austin, Texas

Publication Date

June 14, 2009

Start Date

June 14, 2009

End Date

June 17, 2009



Conference Session

Innovations in ECE Education III

Tagged Division

Electrical and Computer

Page Count


Page Numbers

14.1302.1 - 14.1302.19



Permanent URL

Download Count


Request a correction

Paper Authors

author page

Raymond Winton Mississippi State University

Download Paper |

NOTE: The first page of text has been automatically extracted and included below in lieu of an abstract

Use of a Simulation Switch Matrix for Efficient design of CMOS Analog Integrated Circuits


CMOS analog integrated circuit (IC) design is a technology-dependent process. Analog design follows a process for which transistor sizing is necessary to achieve performance goals that are defined by a series of simulation tests. Both the design and the pedagogical processes make use of one or more algorithms in which a set of subcircuits are separately tested and then linked together into an integrated cell design, usually that of the 8-transistor operational transconductance amplifier (OTA).

This paper identifies a technique that reduces much of the extra design overhead by framing the OTA as a single schematic who test configurations are controlled by a simulation version of a switch matrix. The switch matrix (1) links a set of independent sources and loads to the circuit under test and (2) reconfigures the test topology of the circuit. The new technique is of value to both the instruction process and the circuit designer since it is simple and direct. Given the simplicity it is also possible to compare effects of different technologies, usually by a collateral use of a spreadsheet utility and its graph capabilities. The student version of Cadence/ORCAD/pSPICE is the principal simulation design utility, with the Excel platform as a complementary utility.

Winton, R. (2009, June), Use Of A Simulation Switch Matrix For Efficient Design Of Cmos Analog Integrated Circuits Paper presented at 2009 Annual Conference & Exposition, Austin, Texas. 10.18260/1-2--5603

ASEE holds the copyright on this document. It may be read by the public free of charge. Authors may archive their work on personal websites or in institutional repositories with the following citation: © 2009 American Society for Engineering Education. Other scholars may excerpt or quote from these materials with the same citation. When excerpting or quoting from Conference Proceedings, authors should, in addition to noting the ASEE copyright, list all the original authors and their institutions and name the host city of the conference. - Last updated April 1, 2015